![]() |
v8
3.25.30(node0.11.13)
V8 is Google's open source JavaScript engine
|
#include <assembler-arm64.h>


Public Types | |
| enum | OffsetAddend { offset_minus_one = -1, offset_zero = 0 } |
Public Member Functions | |
| MemOperand (Register base, ptrdiff_t offset=0, AddrMode addrmode=Offset) | |
| MemOperand (Register base, Register regoffset, Shift shift=LSL, unsigned shift_amount=0) | |
| MemOperand (Register base, Register regoffset, Extend extend, unsigned shift_amount=0) | |
| MemOperand (Register base, const Operand &offset, AddrMode addrmode=Offset) | |
| const Register & | base () const |
| const Register & | regoffset () const |
| ptrdiff_t | offset () const |
| AddrMode | addrmode () const |
| Shift | shift () const |
| Extend | extend () const |
| unsigned | shift_amount () const |
| bool | IsImmediateOffset () const |
| bool | IsRegisterOffset () const |
| bool | IsPreIndex () const |
| bool | IsPostIndex () const |
| Operand | OffsetAsOperand () const |
| MemOperand (Register rn, int32_t offset=0) | |
| MemOperand (Register rn, int32_t unit, int32_t multiplier, OffsetAddend offset_addend=offset_zero) | |
| int32_t | offset () const |
| bool | OffsetIsInt16Encodable () const |
Public Member Functions inherited from Operand | |
| Operand (Register reg, Shift shift=LSL, unsigned shift_amount=0) | |
| Operand (Register reg, Extend extend, unsigned shift_amount=0) | |
| template<typename T > | |
| Operand (Handle< T > handle) | |
| template<typename T > | |
| Operand (T t) | |
| template<typename int_t > | |
| Operand (int_t t, RelocInfo::Mode rmode) | |
| bool | IsImmediate () const |
| bool | IsShiftedRegister () const |
| bool | IsExtendedRegister () const |
| bool | IsZero () const |
| Operand | ToExtendedRegister () const |
| int64_t | immediate () const |
| Register | reg () const |
| Shift | shift () const |
| Extend | extend () const |
| unsigned | shift_amount () const |
| RelocInfo::Mode | rmode () const |
| void | set_rmode (RelocInfo::Mode rmode) |
| bool | NeedsRelocation () const |
| template<typename T > | |
| Operand (T t, RelocInfo::Mode rmode) | |
Friends | |
| class | Assembler |
Additional Inherited Members | |
Static Public Member Functions inherited from Operand | |
| static Operand | UntagSmi (Register smi) |
| static Operand | UntagSmiAndScale (Register smi, int scale) |
Definition at line 691 of file assembler-arm64.h.
| enum OffsetAddend |
| Enumerator | |
|---|---|
| offset_minus_one | |
| offset_zero | |
Definition at line 391 of file assembler-mips.h.
|
inlineexplicit |
Definition at line 437 of file assembler-arm64-inl.h.
References ASSERT, CPURegister::Is64Bits(), and CPURegister::IsZero().
Referenced by BASE_EMBEDDED< Visitor >::INLINE().
|
inlineexplicit |
Definition at line 459 of file assembler-arm64-inl.h.
References ASSERT, CPURegister::Is64Bits(), CPURegister::IsSP(), CPURegister::IsZero(), and v8::internal::LSL.
|
inlineexplicit |
Definition at line 444 of file assembler-arm64-inl.h.
References ASSERT, CPURegister::Is64Bits(), CPURegister::IsSP(), CPURegister::IsZero(), v8::internal::SXTW, v8::internal::SXTX, and v8::internal::UXTW.
|
inlineexplicit |
Definition at line 471 of file assembler-arm64-inl.h.
References ASSERT, Operand::extend(), Operand::immediate(), CPURegister::Is64Bits(), Operand::IsExtendedRegister(), Operand::IsImmediate(), Operand::IsShiftedRegister(), CPURegister::IsSP(), CPURegister::IsZero(), v8::internal::LSL, v8::internal::NO_EXTEND, v8::internal::NO_SHIFT, v8::internal::Offset, Operand::reg(), Operand::shift(), Operand::shift_amount(), v8::internal::SXTW, v8::internal::SXTX, and v8::internal::UXTW.
|
explicit |
|
explicit |
|
inline |
Definition at line 711 of file assembler-arm64.h.
|
inline |
Definition at line 708 of file assembler-arm64.h.
|
inline |
Definition at line 713 of file assembler-arm64.h.
Referenced by MemOperand::OffsetAsOperand().
|
inline |
Definition at line 510 of file assembler-arm64-inl.h.
References CPURegister::Is(), and v8::internal::Offset.
Referenced by MemOperand::OffsetAsOperand().
|
inline |
Definition at line 525 of file assembler-arm64-inl.h.
References v8::internal::PostIndex.
|
inline |
Definition at line 520 of file assembler-arm64-inl.h.
References v8::internal::PreIndex.
|
inline |
Definition at line 515 of file assembler-arm64-inl.h.
References CPURegister::Is(), and v8::internal::Offset.
Referenced by MemOperand::OffsetAsOperand().
|
inline |
Definition at line 399 of file assembler-mips.h.
|
inline |
Definition at line 710 of file assembler-arm64.h.
Referenced by LCodeGen::EmitLoadDoubleRegister(), MemOperand::OffsetAsOperand(), and BASE_EMBEDDED< Visitor >::set_offset().
|
inline |
Definition at line 529 of file assembler-arm64-inl.h.
References ASSERT, MemOperand::extend(), MemOperand::IsImmediateOffset(), MemOperand::IsRegisterOffset(), v8::internal::NO_EXTEND, MemOperand::offset(), Operand::Operand(), MemOperand::regoffset(), MemOperand::shift(), and MemOperand::shift_amount().
|
inline |
Definition at line 401 of file assembler-mips.h.
|
inline |
Definition at line 709 of file assembler-arm64.h.
Referenced by MemOperand::OffsetAsOperand().
|
inline |
Definition at line 712 of file assembler-arm64.h.
Referenced by MemOperand::OffsetAsOperand().
|
inline |
Definition at line 714 of file assembler-arm64.h.
Referenced by MemOperand::OffsetAsOperand().
|
friend |
Definition at line 408 of file assembler-mips.h.